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 This work recommends the performance of coupled inductor based novel  
11-level inverter with reduced number of switches. The inverter which 
engender the sinusoidal output voltage by the use of split inductor with 
minimised total harmonic distortion (THD). The voltage stress on each 
controlled switching devices, capacitor balancing and switching losses can be 
reduced. The proposed system which gives better controlled output current 
and improved output voltage with moderate THD value. The switching 
devices of the system are controlled by using multicarrier sinusoidal pulse 
width modulation algorithm by comparing the carrier signals with sinusoidal 
signal. The simulation and experimental results of the proposed 11-level 
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1. INTRODUCTION  
An inverter is an electronic device or circuitry that changes direct current (DC) to alternating current 
(AC). The input voltage, output voltage and frequency, and overall power handling depend on the design of 
the specific device or circuitry [1]. Nowadays many industrial applications have begun to meet the power 
demand. These high-power motor drives and utility applications require medium voltage. A multilevel 
inverter is a power electronic device which is capable of providing desired alternating voltage level at the 
output using multiple lower level DC voltages as an input [2], [3].  
Nowadays the requirement of power equipment’s is increasing rapidly, which increases the 
harmonic content within them [3], [5]. Various models and thesis have been proposed to reduce them. Levels 
of inverters are increased to reduce the harmonics. Some of them use greater number of switches to increase 
the level of the inverter [6], [7]. Contradicting this fact this inverter topology uses less number of switches 
and uses multicarrier sine waves as an interrupt. Unlike [8] it does not use triangular wave with phase 
disposition technique. Multicarrier pulse width modulation works with a constant carrier frequency not 
synchronized with fundamental stator frequency [9]. Multi carrier pulse width modulation gives an optimal 
utilization of switching frequency permitted, therefore PWM carrier frequency may be chosen to a value of 
two times the permitted switching frequency [10], [11].  
Multicarrier PWM strategy is the widely-adopted modulation strategy for multi-level inverter. It is 
similar to that of the SPWM strategy except for the fact that several carriers are used. In this technique, 
several triangular inputs is compared with a sine wave [12]. The number of carriers required to produce m-
level output is m-1. All carriers have the same peak to peak amplitude Ac and same frequency fc except for 
variable frequency PWM [13], [14]. The point of intersection of the triangular wave with sine wave gives 
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step input as output [15]. The reference sine wave is continuously compared with each of the triangular 
waves and whenever the reference is greater than the carrier signal, pulse is generated [16]. 
The proposed simulation uses multicarrier sinusoidal pulse width modulation technique to generate 
11-level output voltage. It also uses lesser number of switches as compared to the previous proposed models.. 
This reduces the dv/dt loss and thus reducing the harmonics. For a particular output voltage, it uses only two 
switches. The voltage stress on each controlled switching devices, capacitor balancing and switching losses 
can be reduced. The proposed system which gives better controlled output current and improved output 
voltage with moderate THD value. The simulation and experimental results of the proposed 11-level inverter 
system outputs are established using matlab/Simulink and dsPIC microcontroller respectively. 
 
 
2. CIRCUIT AND WORKING OF 11-LEVEL INVERTER 
In Figure 1 shows power circuit of 7 level inverter, which consists of dc link capacitor C1, C2, C3, C4 
and C5 across the applied dc source. Power semiconductor switches S1, S2, S3, S4, S5, S6, S7 and S8 and 
freewheeling diodes D1, D2, D3, D4, D5, D6, D7 and D8 are used to combine the voltages to acquire the 11 
level voltages. And which contains conventional 2 level VSI circuit is added with front circuit, which 





Figure 1. Circuit of novel 11-level inverter 
 
 
2.1. Modes of operation 
From the power circuit of 11-level voltage inverter has the following eleven switching mode 
combinations is shown in Figure 2. 
Mode 1: to attain the output voltage level as +Vdc, the switches S1, S2, S9, and S12 are kept in ON 
condition. Here none of the freewheeling diode is in ON condition, which is shown in Figure 2(a). 
Mode 2: to obtain the output voltage level as + 
 
 
 Vdc, the switches S1, S9, and S12 are kept in ON 
condition. And here freewheeling diode D8 is in ON condition, which is shown in Figure 2(b). 
Mode 3: to acquire the output voltage level as + 
 
 
 Vdc, the switches S1, S9, S12 and S6 are kept in 
ON condition. And here freewheeling diode D6 is in ON condition, which is shown in Figure 2(c). 
Mode 4: to generate the output voltage level as + 
 
 
 Vdc, the switches S1, S9, S12 and S5 are kept in 
ON condition. And here freewheeling diode D4 is in ON condition, which is shown in Figure 2(d). 
Mode 5: to generate the output voltage level as + 
 
 
 Vdc, the switches S1, S9, S12 and S3 are kept in 
ON condition. And here freewheeling diode D2 is in ON condition, which is shown in Figure 2(e). 
Mode 6: to obtain the output voltage level as - Vdc, the switches S2, S10, S11 and S1 are kept in 
ON condition. And none of the freewheeling diodes is in ON condition, which is shown in Figure 2(f). 
Mode 7: to obtain the output voltage level as - 
 
 
 Vdc, the switches S2, S10, and S11 are kept in ON 
condition. And here freewheeling diode D1 is in ON condition, which is shown in Figure 2(g). 
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Figure 2. Modes of operation (a) +Vdc  (b) + 
 
 
 Vdc (c) + 
 
 
 Vdc (d) + 
 
 
 Vdc  (e) + 
 
 
 Vdc (f) - Vdc  (g) - 
 
 




 Vdc (i) - 
 
 
 Vdc  (j) - 
 
 
 Vdc (k) 0 V 
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Mode 8: to obtain the output voltage level as - 
 
 
 Vdc, the switches S2, S10, S11 and S4 are kept in 
ON condition. And here freewheeling diode D3 is in ON condition, which is shown in Figure 2(h). 
Mode 9: to obtain the output voltage level as - 
 
 
 Vdc, the switches S2, S10, S11 and S7 kept in ON 
condition. And here freewheeling diode D5 in ON condition, which is shown in Figure 2(i). 
Mode 10: to obtain the output voltage level as - 
 
 
 Vdc, the switches S2, S10, S11 and S8 are kept in 
ON condition. And here freewheeling diode D7 is in ON condition, which is shown in Figure 2(j). 
Mode 11: to gain the output voltage level as 0, the switches S9 and S11 are kept in ON condition. 
And here none of the freewheeling diode is in ON condition, which is shown in Figure 2(k) and also modes 
of operation with position of components shown in Table 1. 
 
 
Table 1. Modes of Operation with Position of Components 
Output Voltage Level Capacitors ON Switches ON Freewheeling Diode ON 
















 Vdc C1 S1,S3,S9,S12 D2 
0 - S9,S11 - 
















 Vdc C5 S2,S8,S10,S11 D7 
 
 
3. MULTICARRIER SPWM (MCSPWM) 
In order to preserve or reduce system cost or structure, imperative to maintain the shoot through 
ratio as constant. At the same to reduce the voltage stress across the power switches, the boosted voltage with 
proper variation of modulation index. In Figure 3 shows the multicarrier sinusoidal pulse width modulation 
scheme, which acquires better voltage gain with constant value of shoot through state. Based on the MBC 
control, the z-source inverter operated either on upper shoot through or lower shoot through mode. 




      ( )    
         (1) 
 
where the B is boost ratio & M is modulation index. And the ripple content in the inductor is,  
 
    
   
        
         (2) 
 





Figure 3. Multicarrier sinusoidal PWM scheme 
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A triangle carrier wave is evaluated with a three phase reference sine wave, each phase for a positive 
side switch shoot through state occurs every time the triangle peak value overshoots the sinusoidal peak 
amplitude, so twice for each phase in one cycle of operation. At other instants when the sinusoidal magnitude 
is greater, the inverter exhibits active vector switching states. Using minimum /maximum utility for the three 
phase sinusoidal its upper and lower wrapper waveforms are compared along side the same carrier to 
engender shoot through pulses for the positive and negative carrier peak values respectively, which added 
using OR gate circuit. 
 
 
4. SIMULATION RESULTS AND DISCUSSION 
To validate the performance of novel 11-level proposed inverter topology was simulated using 
matlab17a. The IGBT control switches are equipped for this novel proposed 11-level 12 switch inverter, 
which is controlled by multicarrier sinusoidal pulse width modulation technique. The simulation of novel  





Figure 4. Simulink model of 11-level inverter circuit 
 
 
The simulink model of multicarrier sinusoidal pulse width modulation technique is shown in  
Figure 5, which is used to control proposed 11-level inverter. The Figure 6 shows the proposed 11-level 
inverter output voltage with 209.5V and output current of 9.46%. The switching pulse generation for 





Figure 5. Simulink diagram of multicarrier sinusoidal pulse width modulation technique 
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Figure 8. Voltage across the switch-6 of proposed inverter 
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Figure.9. THD Analysis of Proposed System (A) Output Voltage (B) Output Current 
 
 
Voltage across the switch-6 of proposed inverter is shown in Figure 8. And the Figure 9 shows THD 
analysis of proposed novel 11-level inverter system, in that THD for output voltage of 12.16% and for 




Design and simulation of transformerless split inductor based novel 11-level inverter power circuit 
with high consistency and with minimised THD has been presented in this paper. The proposed inverter 
features low voltage stress on switching device and constant common-mode voltage, which exists in the 
traditional 11-level inverter power circuit structure. At the same time, it avoids the shoot-through state 
condition and current control of inverter attained by multicarrier SPWM, which guarantee for minimisation 
of THD of the proposed system, which is 12.16% for voltage and 9.46% for current. The proposed inverter 
can achieve high efficiency, low cost, low leakage current and high reliability to satisfy the requirements of 
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